What is the features and benefits of your FII-BD9361 (AD-FMCOMMS3-EBZ compatible ) boards ?

February 23, 2020March 2, 2021 SteveGuysAD-FMCOMMS3-EBZ, FII-PE7030, ZC702, ZC706, Zedboard

What is the FII-BD9361 Features:

We support all features of AD-FMCOMMS3-EBZ such as:

TX band: 47 MHz to 6.0 GHz
RX band: 70 MHz to 6.0 GHz
Bandwidth Adjustment Range: 200 kHz to 56 MHz
Low noise figure: 2dB NF（noise figure/800MHz )
LO ,RX Gain Control，AGC
2.4Hhz local oscillator (LO) step
For more information, please check ad9361 introduction.

What is the benefits of AD-FMCOMMS3-EBZ ( Compatible with FII-BD9361)

Software tunable across wide frequency range : TX :47 MHz to 6 GHz RX:70 MHz to 6 GHz
Software tunable bandwidth: 200 kHz to 56 MHz.
Software tunable TX Power and RX Dynamic Range:TX>80dB RX>70dB
Powered up from single standard FMC connector
Supports MIMO radio,2 ways TX and 2 ways RX（Max 4T4R by RF Switches configuration）
Supports FII-7030 and other standard FMC Connector Platform software radio application
TX Power higher, Broadband flatness is better.

FII-BD9361 Applications

- 1. General purpose design for any software-designed radio application
  2. MIMO radio
  3. Point to point communication systems
  4. Femtocell/picocell/microcell base stations
  5. USRP
  6. 3G/4G signal and protocol analysis
  7. WiFi
  8. ISM

Compatible Boards

AD-FMCOMMS3-EBZ (FII-BD9361 the same as )

(https://www.analog.com/en/design-center/evaluation-hardware-and-software/evaluation-boards-kits/eval-ad-fmcomms3-ebz.html#eb-overview)

Support Boards

ZC702
ZC706
Zedboard
FII-PE7030

Buy Cyclone-10 FPGA Development Board — Buy BD9361 FPGA Development Board

Visited 1 times, 1 visit(s) today

FII-BD9371 FPGA Board Based RF Transceivers

AD9371

ADRV9371-W/PCBZ Compatible RF/IF and RFID FPGA Board -$999 – AD9371 Development Board- FII-BD9371 Board AD9371 Evaluation Boards AD9371 Evaluation Boards AD9371...

Experimental Manuals FII-PRA040 FPGA Board Based FPGA Tutor Risc-V

Combined With the BCD_Counter Project to Achieve the Display of the Digital Clock, Master the Design Method of Graphics From Top to Bottom – Block/SCH – Altera Risc-V Board PRA040 Experimental 4

Experiment 4 Block/SCH 4.1 Experiment Objective Review building new FPGA projects in Quartus, device selection, PLL creation, PLL frequency setting, Verilog's...

Experimental Manuals FII-PRA040 FPGA Board Based FPGA Tutor Risc-V Risc-V Core

Frequency Division Design, Learn the BCD Code Counter, Digital Display Decoding Design, Segment Display – Altera Risc-V Board PRA040 Experimental 3

Experiment 3 Segment Display 3.1 Experiment Objective Review experiment 1, proficient in PLL configuration, frequency division design, and project verification; Learn...